This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.





UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/956,908	•	09/21/2001	Yoshiyuki Haraguchi	401378	2662	
23548	7590	06/01/2004		EXAMINER		
LEYDIG V	OIT & N	MAYER, LTD		MEONSKE, TONIA L		
700 THIRTI SUITE 300	EENTH S'	T. NW		ART UNIT	PAPER NUMBER	
WASHINGTON, DC 20005-3960			2183	-		

DATE MAILED: 06/01/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		f	Pl.
	Application No.	Applicant(s)	1
	09/956,908	HARAGUCHI, YOSHIYUKI	
Office Action Summary	Examiner	Art Unit	
	Tonia L Meonske	2183	
The MAILING DATE of this communication a	ppears on the cover sheet w	ith the correspondence address	
Period for Reply	N V IO OET TO EVDIDE 2 M	IONTH(S) FDOM	
A SHORTENED STATUTORY PERIOD FOR REF THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a re - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by state - Any reply received by the Office later than three months after the mail - earned patent term adjustment. See 37 CFR 1.704(b).	I. 136(a). In no event, however, may a eply within the statutory minimum of thiod will apply and will expire SIX (6) MOI ute. cause the application to become A	reply be timely filed ty (30) days will be considered timely. NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on My	<u>/ 10, 2004</u> .		
24/	nis action is non-final.		
3) Since this application is in condition for allow			
closed in accordance with the practice unde	r <i>Ex parte Quayle</i> , 1935 C.I	D. 11, 453 O.G. 213.	
Disposition of Claims			
4)⊠ Claim(s) 1-5 is/are pending in the application	n.		
4a) Of the above claim(s) is/are withd	rawn from consideration.		
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1-5</u> is/are rejected.			
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction and	d/or election requirement.		
Application Papers			
9) ☐ The specification is objected to by the Exami		_	
10)⊠ The drawing(s) filed on 21 September 2001			
Applicant may not request that any objection to the			
Replacement drawing sheet(s) including the corr			
11) The oath or declaration is objected to by the	Examiner. Note the attache	d Office Action or form P10-152.	
Priority under 35 U.S.C. § 119			
 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the p 	ents have been received. ents have been received in	Application No	
application from the International Bur		m received in this manage	
* See the attached detailed Office action for a l		t received.	
	·		
Attachment(s)	🗖	0.0000.1101	
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)		Summary (PTO-413) o(s)/Mail Date	
 2) Notice of Draftsperson's Patent Drawing Review (P10-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/Paper No(s)/Mail Date 5/10/04, 4/24/03. 	/08) 5) ☐ Notice of	Informal Patent Application (PTO-152) S submitted on 9/21/01.	

Art Unit: 2183

DETAILED ACTION

Priority

1. Acknowledgment is made of applicant's claim for foreign priority based on an application filed in the Japan Patent Office on May 11, 2001. It is noted, however, that applicant may not have filed a certified copy of the 2001-3047579 application as required by 35 U.S.C. 119(b) as the copy of the scanned image does not have a copy of a ribbon. Appropriate correction is required.

Specification

2. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Rejections - 35 USC § 112

- 3. The following is a quotation of the first paragraph of 35 U.S.C. 112:
 - The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.
- 4. Claim 4 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. Specifically Applicant has claimed "a minus relative address may be specified as the relative address". However, how is it possible to skip what has already been executed? The minus value cannot work as described in the system as you can't skip over what you've already executed. How is the system working in a

Art Unit: 2183

forward linked list going backward? It appears that a translation error may be causing the disclosed and claimed invention to be unclear. Appropriate correction is required.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 6. Claim 1 and 3-5 rejected under 35 U.S.C. 102(b) as being clearly anticipated by Tran et al., US Patent 5, 764,946.
- 7. Referring to claim 1, Tran et al., have taught a microprocessor comprising:
 - a. a main memory which stores instructions (Tran et al., column 7, lines 10-14);
 - b. a queue buffer which pre-fetches and stores instructions from the main memory (Tran et al., column 7, lines 5-33, column 47, lines 39-42);
 - c. a program counter which generates an address in the main memory in which an instruction to be next executed is stored (Tran et al., column 32, lines 4-27, PC);
 - d. an instruction decoder which receives and decodes instructions output from the queue buffer (Tran et al., Figure 1, elements 208A-208F); and
 - e. a queue controller which controls input and output of instructions to the queue buffer based on the address generated and output from the program counter (Tran et al., Figure 17, Prefetch buffer is controlled by the counter and IAD (63:0).), wherein when the instruction decoder recognizes reception of a branch instruction, the instruction decoder processes all the instructions preceding a branch end specified by the branch

Art Unit: 2183

instruction as an operand of the branch instruction (Tran et al., column 60, lines 10-17, The preceding instructions to the branch end are voided to NOOP as specified by the branch operand target address, or branch end.), outputs an instruction word length of the branch instruction including the operand to the program counter, thereby updating the address of the program counter (Tran et al., The address of program counter is inherently updated in this manner for each instruction.), and prevents flushing of the queue buffer (Tran et al., column 60, lines 10-17, Instead of flushing the instructions in the buffer, the instructions are treated as NOOP's, thereby preventing flushing of the queue.).

- 8. Referring to claim 3, Tran et al. have taught the microprocessor according to claim 1, as described above, and wherein a relative address between the branch instruction and branch end is specified to specify the branch end (Tran et al., column 42, line 64-column 43, line 2).
- 9. Referring to claim 4, Tran et al. have taught the microprocessor according to claim 3, as described above, and wherein the queue controller controls input and output of instructions to the queue buffer so that a plurality of previous instructions, which correspond to a number of relative addresses from the instruction that is currently being executed, remain in the queue buffer (Tran et al., column 42, line 64-column 43, line 2, column 7, lines 5-33, column 47, lines 39-42, Instructions after a branch that are voided to NOOP's remain in the prefetch buffer instead of being flushed out.), and a minus relative address may be specified as the relative address (Tran et al., column 40, line 12-27).
- 10. Referring to claim 5, tran et al. have taught a microprocessor comprising:
 - a. a main memory which stores instructions (Tran et al., column 7, lines 10-14);

Application/Control Number: 09/956,908 Page 5

Art Unit: 2183

b. a queue buffer which pre-fetches and stores instructions from the main memory (Tran et al., column 7, lines 5-33, column 47, lines 39-42);

- c. a program counter which generates an address in the main memory in which an instruction to be next executed is stored (Tran et al., column 32, lines 4-27, PC);
- d. an instruction decoder which receives and decodes instructions output from the queue buffer (Tran et al., Figure 1, elements 208A-208F); and
- e. a queue controller which controls input and output of instructions to the queue buffer based on the address generated and output from the program counter (Tran et al., Figure 17, Prefetch buffer is controlled by the counter and IAD (63:0).), wherein when the instruction decoder recognizes reception of a branch instruction, the instruction decoder processes all the instructions preceding a branch end specified by the branch instruction as NOP instructions (Tran et al., column 60, lines 10-17, The preceding instructions to the branch end are voided to NOOP as specified by the branch operand target address, or branch end.), outputs an instruction word length corresponding to the branch instruction and the NOP instructions to the program counter thereby updating the address of the program counter (Tran et al., The address of program counter is inherently updated in this manner for each instruction.), prevents flushing of the queue buffer (Tran et al., column 60, lines 10-17, Instead of flushing the instructions in the buffer, the instructions are treated as NOOP's, thereby preventing flushing of the queue.).

Claim Rejections - 35 USC § 103

11. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Art Unit: 2183

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 12. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Tran et al., US Patent 5, 764,946 in view of Breeding, Kenneth J., <u>Microprocessor System Design</u>

 <u>Fundamentals</u>, 1995, Prentice-Hall (Herein after Breeding).
- 13. Referring to claim 2, Tran et al., have taught the microprocessor according to claim 1, as described above. Tran et al. have not specifically taught wherein a label is used to specify the branch end. However, it is well known in the art that labels are typically used to specify branch ends, or targets, in order to symbolically address the memory, such as the label taught by Breeding (Breeding, page 28, 4th paragraph). Labels are beneficial in order to simplify writing and understanding of the code so that exact addresses are avoided from being calculated and the code can be reused regardless of where the program specifically resides in memory.). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have the invention of Tran et al., include a label to specify the branch end, as it is known that labels, such as that taught by Breeding, simplify the writing, understanding, and reusability of the code.

Conclusion

14. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tonia L Meonske whose telephone number is (703) 305-3993. The examiner can normally be reached on Monday-Friday, 8-4:30.

Page 7

Application/Control Number: 09/956,908

Art Unit: 2183

If attempts to reach the examiner by telephone are unsuccessful, the examiner's 15. supervisor, Eddie P Chan can be reached on (703) 305-9712. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent 16. Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

tlm

EDDIE CHAN

elie I

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100